Speed means nothing without security.With @veridiseInc, we’re making formal verification a core part of R0VM.So far we’ve proven 122 of the 123 components for core RISC-V functionality in our v2 circuit are deterministic. https://t.co/cmaYKELhig